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SUMMARY
The objective of this work is to investigate hard and soft failure mechanisms
observed when silicon-germanium heterojunction bipolar transistors (SiGe HBTs) are
operated outside of traditionally defined electrothermal safe operating areas (SOAs).
In Chapter 1, the need for studying the reliability physics of SiGe HBTs is mo-
tivated. Important physical mechanisms in SiGe HBTs such as avalanche multipli-
cation, breakdown mechanisms, and base current reversal are briefly discussed to
provide some insight on the physics of failure in later chapters.
Chapter 2 provides an overview of the reliability physics of SiGe HBTs. The
damage spectrum of the SiGe HBT is introduced in order to showcase the different
soft failure mechanisms when operating a SiGe HBT in typical RF and mixed-signal
circuits. All of the relevant damage mechanisms in scaled SiGe HBTs are described
in greater detail to understand the impact on overall device performance.
Chapter 3 introduces the concept of hard failures in SiGe HBTs. A new failure
metric in SiGe HBTs, known as the hard failure point, is proposed in order to provide
additional understanding to the physics of hard failure. This failure metric represents
the bias condition at which the device transistor action fails, and the device becomes
purely resistive as a result of catastrophic junction failure. An advanced SiGe HBT
technology (GlobalFoundries 9HP) was chosen and measured in a variety of ways
as a function of geometry, layout configuration, and temperature. Through TCAD
simulations and experimental data, two modes of failures in SiGe HBTs were shown.
The takeaway is that knowing specific details, such as the exact location of hard
failures, the physics that drives them, and what they depend upon, can greatly aid
circuit designers to exploit the design space between PDK specified SOAs and hard
failures. The analysis presented in Chapter 3 has been published and presented at
the 2017 IEEE Bipolar/BiCMOS Circuits and Technology Meeting [1].
xii
Chapter 4 presents the use of high-breakdown SiGe HBTs in RF integrated cir-
cuits. A medium-breakdown variant in a fourth-generation SiGe BiCMOS technol-
ogy is described from a processing perspective to understand any subtle differences
between its high-performance counterpart. Reliability stress measurement data is
shown to provide insight into the differences between high-performance and medium-
breakdown SiGe HBTs when biased under high-current and mixed-mode stress condi-
tions. Trade-offs in reliability and performance are described to showcase advantages
and disadvantages when using either device variant. Part of the analysis presented
in Chapter 4 will be submitted for publication to the 2019 IEEE BiCMOS and Com-
pound Semiconductor Integrated Circuits and Technology Symposium.
Lastly, Chapter 5 summarizes the contributions presented in this thesis. A future
work section is provided to showcase any additional research work that will result




The invention of the transistor gave rise to a whole new set of applications in the
field of science and technology. Today, it is used as the main building block in con-
sumer electronics and electronic warfare systems, among other applications. Due to
the rapid development of the semiconductor industry, it is possible to achieve high-
performance and low-cost – a win-win scenario from an economic standpoint.
At its core, obtaining high-performance and low-cost requires shrinking the ver-
tical and lateral dimensions of the transistor. Unfortunately, this on-going scaling
trend has come with a reliability cost due to a restriction in the safe-operating-areas
(SOAs) of these devices (e.g., reduction in operating voltages). As such, designing
simultaneously for both high-performance and reliable operation has become a major
issue for circuit designers, especially in the radio-frequency (RF) and millimeter-wave
(mm-Wave) domain.
To achieve reliable operation, foundries attempt to define the SOA of the transis-
tor to guarantee little to no performance degradation of the device in the long-term
operation. However, this foundry-defined SOA tends to be very conservative, limiting
the maximum operational range that can be achieved. In many cases, these limits are
applied uniformly to all devices regardless of their geometry or configuration. Given
the complexity of this problem, it is critical to understand all regions of operation
in order to exploit the unavoidable trade-off between high-performance and reliable
operation.
Ultimately, the ability to accurately model and understand the entire damage
spectrum in a transistor not only provides insight on the onset of reliable operation,
but it also allows a circuit designer to make full use of the design space that goes
1
beyond PDK-defined SOAs established by breakdown voltages alone.
1.1 SiGe BiCMOS Technology
SiGe BiCMOS technology has been proven to be an effective solution to meet the
high-performance demand of the RF and mm-Wave spectrum as it combines Silicon-
Germanium heterojunction bipolar transistors (SiGe HBTs) along with the best fea-
tures of CMOS logic and RF passive components. Unlike CMOS, which is primarily
driven by scaling, each generation of SiGe BiCMOS technologies is defined by the
transistor-level maximum small-signal frequency response rather than miniaturized
dimensions [2]. Ultimately, SiGe BiCMOS technology offers outstanding integrabil-
ity, yield, and cost-performance advantages in comparison to its III-V counterparts.
The current state-of-the-art SiGe HBTs have shown peak transit frequencies (fT )
of 505 GHz and peak maximum oscillation frequencies (fmax) of 720 GHz at room
temperature [3]. Additional work in the literature has shown the potential of SiGe
HBTs to achieve TeraHertz (1 THz = 1,000 GHz) operation, opening doors to new
applications such as THz imaging, mm-Wave transceivers, and multi-Gb/s systems
[4], [5].
1.2 The SiGe HBT
Fundamentally, the SiGe HBT can be understood by analyzing the basic principles
of the silicon bipolar junction transistor (BJT). The main difference between both
devices is the introduction of Germanium (Ge) in the base region of the SiGe HBT.
Doing this has many implications that result in improved DC and AC performance.
To have a better understanding of the qualitative operation, it is necessary to look
at the impact of Ge in the SiGe HBT. Fig. 1.1 shows the energy band diagram for
graded-base SiGe HBT (dashed line) and a Si BJT (solid line) biased under forward-
mode of operation. It is assumed that both devices are engineered to be more or less
2
Figure 1.1: Energy band diagram for Si BJT (solid) and SiGe HBT (dashed) under
forward active mode (after [2]).
the same and the only difference being the Ge retrograded profile shape in the base
region of the HBT.
Introducing Ge into the base of the HBT produces an offset in the valence band.
However, Fig. 1 shows that this offset ultimately ends up in the conduction band. To
understand this physically, it is important to note that for constant p-type doping in
the base region of a BJT, the difference in energy between the Fermi level and the
valence band is fixed [2]. When the Ge is introduced, an offset in the valence band
occurs. If the system is in equilibrium (i.e., constant Fermi level), then the Fermi
level realigns itself and the energy offset is shifted toward the conduction band.
Having an offset in the conduction band in the base of the HBT comes with
many benefits from a performance standpoint. Essentially, the potential barrier that
carriers have to overcome when traveling from the emitter to the base is reduced.
This results in an exponential increase in the number of carriers that are emitted to
the base (electron injection) for the same bias condition, providing a higher current
gain compared to that of the Si BJT.
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The graded Ge across the base also induces a built-in quasi-drift field in the neutral
base that has an impact on minority carrier transport. Physically, the Ge-gradient-
induced drift-field across the neutral base is aligned in a direction (from collector to
emitter) such that it will accelerate the injected minority carriers across the base.
Doing this adds a large drift-field component to the minority carrier transport. As a
result, the diffusive transport of the minority carriers is sped up and base transit-time
(τB) decreases, achieving higher fT and fmax.
1.3 Avalanche Multiplication due to Impact Ionization
The fundamental design trade-off in bipolar transistors between maximum operating
frequency (fT/fmax) and maximum operating voltage (BVCEO) is known as the John-
son limit [6]. In state-of-the-art bipolar processes, JC is designed to be sufficiently
high so that any charging time associated with parasitic and depletion capacitances
is negligible to that of τB and τE [2].
Achieving peak-fT in a SiGe HBT implies biasing the device at the onset of
the Kirk effect to extract maximum performance (which happens at high current
densities). Additionally, to suppress the onset of the Kirk effect, the device is designed
to have heavily doped implanted collectors. Raising the collector doping results in a
higher electric field through the reverse-biased collector-base (CB) junction, increasing
the rate of impact ionization. In practice, the rate of impact ionization is characterized
by the avalanche multiplication factor (M-1). For all practical purposes, M-1 is defined
in [2] as
M − 1 = In,out
In,in
− 1 = IC
IE − (IB)(VBE)|VCB=0
− 1, (1.1)
where In,in and In,out are the electron currents going into and out of the collector-
base space-charge region.
4
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Figure 1.2: Energy band diagram representation of the avalanche multiplication pro-
cess.
A higher (M-1) will lead to a decreased breakdown voltage, which ultimately
explains the reason why there is a trade-off between fT and BVCEO in bipolar tran-
sistors. This is particularly the case as SiGe HBTs are scaled down to operate at
higher frequencies.
In advanced SiGe BiCMOS processes, avalanche multiplication has become a crit-
ical reliability issue since the electric field in the CB junction is large. When this
occurs, carriers injected from the base into the collector enter the high field region
of the CB junction and have some probability of undergoing impact ionization. If
this event happens, the carriers will impact the lattice with enough energy such that
they generate an electron-hole pair. Any secondary carriers generated from this pro-
cess also have some probability of undergoing impact ionization, creating additional
electron-hole pairs. The literature defines this process as avalanche multiplication
since the current leaving the CB junction (In,out) is much larger than the current en-
tering the CB junction (In,in). Some implications of avalanche multiplication include
device failure due to breakdown. Fig. 1.2 showcases the avalanche multiplication
process described above.
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1.4 Breakdown Voltages and Base Current Reversal
Classically speaking, there are two breakdown voltage limits in bipolar transistors:
the collector-emitter breakdown voltage with an open base (BVCEO) and the collector-
base breakdown voltage with an open emitter (BVCBO). Both of these limits depend
on the bias configuration being used, either the common-emitter or common-base
configurations. Most importantly, the base impedance termination will dictate the
range at which either one of the breakdown voltages will occur. As a rule of thumb,
the breakdown voltage will decrease with increasing base resistance. The worst case
scenario is BVCEO, which occurs when the base resistance is very large (RB →∞). On
the other hand, the maximum breakdown voltage limit BVCBO will happen when the
base resistance is low (RB = 0 Ω). To account for the dependence of base resistance on
breakdown voltage, the literature sometimes quantifies such relationship with another
FoM known as BVCER, which ranges from BVCEO to BVCBO [7].
BVCER is an outcome of base current reversal. As the name suggests, base current
changes polarity beyond BVCEO [8]. The common-base forced-IE bias configuration
(shown in Fig. 1.3(a)), which serves as the setup used for the measurements done
in this work, functions in such a way that the base current (IB) is not fixed by an
external high-resistive DC source, unlike for the common-emitter bias configuration.
This implies that any excess hole current from impact ionization can freely exit the
base terminal [1]. Once the collector-emitter voltage (VCE) surpasses BVCEO, it causes
the base current to reverse polarity due to avalanche-generated holes. Mathematically
speaking, the product of (M-1) and the current gain (β) becomes greater than unity.
Fig. 1.3(b) provides a qualitative representation of what is happening inside the
transistor when current reversal is present.
While many assume BVCEO to be a hard limit of operation for many circuit
applications, which is the case for foundry-defined SOA boundaries, several works
6
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Condition for BVCEO If β(M-1) = 1, then IB = 0
(a) (b)
Figure 1.3: (a) Measurement set-up for common-base forced-IE configuration, and
(b) graphical representation of base current reversal.
in the literature have shown circuits operating beyond BVCEO as a commonly-used
practice [9], [10]. Furthermore, other works have shown the possibility of operating a
SiGe HBT beyond BVCBO [11]. This can be achieved when there is minimal overlap
between the voltage-current waveforms as well as optimizing the base impedance
used in a SiGe HBT in the common-base configuration. In the power amplifier (PA)
world, being able to exploit the operation of an HBT beyond traditionally-defined
SOA boundaries (BVCEO and BVCBO) is desirable because it will result in higher
output power and power added efficiency (PAE). For these reasons, SiGe HBTs tend
to be more suitable for certain PA applications over MOSFETs due to the higher
voltage headroom inherently achieved in SiGe HBTs [12].
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CHAPTER 2
RELIABILITY PHYSICS OF SIGE HBTS
SiGe BiCMOS technology has been shown to be an excellent choice for analog, digital,
RF, and mm-Wave applications that require high levels of integration. Despite show-
casing outstanding performance, achieving reliable operation in this technology is of
interest in order to meet the stringent requirements imposed by the semiconductor
industry.
Practically speaking, it is desired to have an integrated circuit (IC) that not only
has high performance but also lasts for several years in a reliable manner. The moti-
vation for studying the reliability physics of ICs is critical, as an unreliable product
can be quite costly to a company. In fact, there are entire organizations within a
company that devotes all of their work and time to investigate the reliability of their
different IC technology offerings [13]. For these reasons, the reliability of ICs has
become an important topic of research in both an industry and research setting since
achieving robust reliability is essential for any particular IC application.
Ensuring reliable operation in SiGe HBTs (and any other device technology) im-
plies that any circuit or system built from these devices should not degrade under
typical operating conditions over an extended period of time (usually determined
based on the application) [14]. At the transistor level, the reliability of SiGe HBTs
can be quantified in two different ways: hard failures and soft failures. In the context
of this thesis, we define the hard failure point of a SiGe HBT as the bias condition
at which device transistor action fails, and the device becomes purely resistive as a
result of catastrophic junction breakdown (“hard failure”). Based on this definition,
a distinction between soft and hard SOA boundaries can be made, which accounts
for performance degradation due to soft failure (e.g., degradation of speed, gain, and
8
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Safe Operating Area (SOA) Boundaries
• Classically-Defined SOA’s are Generally “Conservative”
‒ understanding aging and reliability-aware models enable selective SOA violation
‒ “one-size-fits-all” rules applied uniformly to all devices within the PDK
































Figure 2.1: Qualitative representation of the damage spectrum of a SiGe HBT
noise) and the limits of hard failure for SiGe HBTs, respectively [8], [1].
2.1 Damage Spectrum of SiGe HBTs
The dynamic load line of a SiGe HBT operating in RF and mixed-signal circuits
usually spans several regions of operation on the IV output plane. Fig. 2.1 shows a
qualitative representation of the damage spectrum of an HBT for different voltages
and currents (plotted JC vs. VCB).
At first glance, it becomes evident that the damage spectrum is quite “complex,”
as the distinct regions of operations in a SiGe HBT are driven by multiple damage
mechanisms which have different temperature dependencies. The typical foundry-
defined SOA is enclosed by the breakdown voltages to ensure little to no degradation
over the lifetime of the device as shown by the green contour.
At voltages beyond BVCEO and low-to-medium currents, the degradation of the
device is primarily driven by hot-carrier damage due to impact-ionization, which has
9
a negative temperature dependence. This damage mechanism is referred to as mixed-
mode stress damage and is shown by the yellow contour [14], [15].
When operating at medium to high currents and low voltages, the primary phys-
ical mechanism (enclosed by the magenta contour) is known as annealing since any
traps created by hot-carrier damage are annealed due to self-heating effects of the
device. However, at very high-currents (beyond JC at peak-fT ), there is a high
density of carriers at the centroid of the device and it can trigger an Auger genera-
tion/recombination process. This physical mechanism is known as high-current stress
and is responsible for producing hot-carrier damage at the oxide interfaces. Previous
works in the literature have shown experimentally the positive temperature depen-
dence of this physical mechanism [16], [17].
For any currents and voltages beyond traditionally defined SOAs, the device will
experience immediate failure due to thermal runaway (low voltage and high current)
or “pinch-in effects” (moderate currents and high voltages). This hard failure bound-
ary is denoted by the red contour. The electromigration limit (often referred to as
JEM in the literature) is shown by the purple curve [18]. Unlike the hard failure limit,
the electromigration limit only considers the degradation of the metal layer and not
the resultant intrinsic device degradation.
2.2 Mixed-Mode Stress Degradation
Operating a SiGe HBT beyond classical SOA boundaries (e.g., BVCEO) has many
benefits from a performance standpoint. However, when the device undergoes a
simultaneous application of high VCB and high JC , it becomes vulnerable to mixed-
mode stress degradation due to impact ionization [15]. This is particularly the case
for scaled technologies since the collector doping is increased in order to suppress the
Kirk effect, which in return increases the electric field at the CB junction. Doing so
results in a much higher impact ionization rate.
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Figure 2.2: 2-D cross-section of a SiGe HBT model showcasing the mixed-mode stress
degradation mechanism (after [19]).
Under mixed-mode conditions (high voltage and moderate to high currents), the
minority carriers from the base will enter the high field region of the CB junction
and they will impact ionize there due to the high field. This impact ionization pro-
cess produces hot carriers which then with some probability will travel to the oxide
interfaces. For a SiGe HBT, the carriers can be redirected to either the EB spacer
oxide interface or the shallow-trench isolation (STI) oxide interface as seen in Fig
2.2. If the carriers have enough energy when they reach the oxide interface, they
will de-passivate dangling bonds at the oxide/Si interface creating trap states [20].
These trap states are responsible for increasing base leakage current and subsequently
collapsing the current gain.
Given the importance of this physical effect, it is desirable to not only characterize
it at the transistor level but also model it for circuit applications. A commonly used
method to characterize base current degradation due to mixed-mode stress degrada-
tion is to measure the Gummel characteristics at specific time intervals under forced-
IE and VCB conditions. Fig. 2.3 shows the forward-mode Gummel characteristics as
11






Figure 2.3: Forward-mode Gummel characteristics showing the base current degra-
dation due to mixed-mode stress as a function of cummulative stress time.
a function of cumulative stress time for a typical mixed-mode condition. Based on
this measured data, any changes in base current can be monitored over time and then
implemented into a simulation environment. In fact, several works in the literature
have developed the framework to accomplish this task in both TCAD and compact
modeling environments [19, 21, 22, 23, 24].
2.3 High-Current Stress Degradation
A SiGe HBT operating near to or beyond peak-fT current density and low voltage
(high-current stress conditions) will undergo hot-carrier damage due to Auger re-
combination as suggested by [16, 17]. Unlike mixed-mode stress, where the electric
fields are large enough to produce hot-carriers, high-current stress occurs when an
electron-hole pair recombines via the Auger process and donates energy to a neigh-
boring carrier. A hot carrier will produce significant damage if it has sufficient energy
to break Si-H bonds (approximately 2.3 eV). This will be the case when the current
12
Figure 2.4: Hot-carrier energy distribution for high-current stress (after [16])
density in the device is high enough allowing multiple Auger recombination events
to happen and hence providing a hot carrier with enough energy to break the Si-H
bonds at the oxide interfaces. In return, this damage will translate into base current
degradation over time.
High-current stress damage in SiGe HBTs follows a Maxwell-Boltzmann distri-
bution, which ultimately determines the temperature dependence of this physical
mechanism [16]. Fig. 2.4 shows a visual representation of the hot-carrier energy dis-
tribution for high-current stress as well as its temperature dependence. Notice that as
temperature increases, the energy distribution becomes essentially wider showcasing
the positive temperature dependence. More details on this physical mechanism can
be found in [17, 16, 25], where they show experimentally the positive temperature
dependence of high-current stress in SiGe HBTs as well as the simulation framework
to model this effect.
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Figure 2.5: Measured degradation of Gummel characteristics and current gain in an
NPN SiGe HBT for a high current stress condition of VCB = 0 V, JE = 21.5 mA/µm
2
(after [26]).
2.4 Current Gain Enhancement Effects (CGE) in SiGe HBTs
Up to this point, most of the efforts to study hot-carrier damage in SiGe HBTs
have been attributed to damage in the oxide interfaces (EB spacer and STI) which
translates to an increase in non-ideal base current in the low-injection regime. How-
ever, it has been shown recently in [26] that under high-current stress conditions,
the degradation of the Gummel characteristics follows a non-classical behavior in the
medium-to-high injection regime (base current increases or decreases over time). This
behavior can be observed in Fig. 2.5, where Region 1, Region 2, and Region 3 rep-
resent the low injection, medium injection, and high injection regimes, respectively.
Such non-idealities can be attributed to hot-carrier damage at the polysilicon emitter
of a SiGe HBT, which in return enhance the current gain in the medium injection
regime (Region 2) hence the name current gain enhancement effect (CGE).
For the most part, SiGe HBTs employ polysilicon emitters in order to block base
14
current injection and ultimately increase the current gain of the device [27]. In com-
parison to doped crystalline silicon, the multigrain nature of polysilicon gives rise to
much smaller mobilities and minority carrier lifetimes allowing for minority carriers
to diffuse shorter lengths in the polysilicon and contribute less to the overall current
flow [26]. This implies that the quality growth process and the physical properties of
polysilicon will determine how severe the effect of hot-carrier damage can be.
When hot carriers interact with the grain boundaries of the polysilicon, which is
the case for both the polysilicon emitter and polysilicon base in a SiGe HBT, any
hydrogen atoms that passivate the grain boundaries have a probability of becom-
ing displaced. This particularly occurs under high-current stress conditions, as hot
carriers have enough energy to penetrate further into the polysilicon. On the other
hand, hot carriers produced due to mixed-mode stress are more likely to stop at the
polysilicon-silicon interface since they do not enough energy to continue further and
produce damage [26].
Any depassivation due to hot-carrier damage will cause the local mobility of the
carriers in the polysilicon to decrease and consequently reduces the diffusion length
of minority carriers injected in the polysilicon. When this happens, the base current
will decrease and the current gain enhances past its initial value. Fig 2.6 summarizes
what happens inside a SiGe HBT when the polysilicon emitter and polysilicon base
are subjected to hot-carrier damage due to high current stress. Overall, accurately
modeling the current gain enhancement effect is crucial for any RF circuits application
since this effect becomes prevalent at medium-to-high injection, where high-speed
circuits are typically biased to extract maximum device performance.
15
John D. Cressler, 2017 14
Figure 2.6: Cross-section of a SiGe HBT under high current stress damage done to
oxide interfaces and polysilicon emitter and polysilicon base (after [26]).
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CHAPTER 3
HARD FAILURES AND MAXIMUM USABLE RANGE OF SIGE
HBTS
As the performance of state-of-the-art silicon-germanium heterojunction bipolar tran-
sistors (SiGe HBTs) continues to improve, several reliability concerns arise due to the
increase in operating current density. A trade-off between breakdown voltage and
current carrying capability has become an issue of great importance in scaled SiGe
HBT technologies. Thus, a scaled SiGe HBT is forced to operate in a regime where
it becomes susceptible to hot-carrier effects driven by the electrical bias conditions
(current and voltage) and temperature [21]. Well-known “classical” voltage operat-
ing limits, namely collector-emitter breakdown voltage with an open base (BVCEO)
and collector-base breakdown voltage with an open emitter (BVCBO), are often used
as traditional foundry-defined safe operating area (SOA) boundaries for various bias
configurations. However, the maximum limit of the operational range for SiGe HBTs
is actually a complex reliability problem that requires additional understanding not
provided by breakdown voltages alone. For example, some forbidden boundaries of
operation are attainable at high current densities before reaching the limits set by
BVCEO and BVCBO [28].
Conventional approaches to quantifying the reliability physics of SiGe HBTs con-
sider exclusively performance degradation over time as the main limiting factor, also
known as soft failure. This thesis focuses on exploring the limits of instantaneous
failure or hard failure in greater detail. As such, the hard failure point of a SiGe
HBT is defined as the bias condition at which the device transistor action fails, and
the device becomes purely resistive as a result of catastrophic junction failure. Based
on this definition, a distinction between soft and hard SOA boundaries can be made,
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which accounts for performance degradation due to soft failure (e.g., degradation of
speed, gain, noise) and the limits of hard failure for SiGe HBTs, respectively.
The ability to predict hard failures and maximum usable range of operation in
a SiGe HBT provides useful insight to a circuit designer on the current and voltage
capabilities of a device biased under conditions that challenge foundry-defined SOA
limits. Consequently, it is desirable to define the hard SOA boundaries for SiGe
HBTs, given that reliability physics-based models in the literature only predict soft
SOA boundaries, while taking electrical-stress-induced aging into consideration [16,
21, 22, 24, 25]. By having access to sophisticated models that predict both soft and
hard SOA boundaries, an alternate view to the understanding of SiGe HBT SOA and
reliability can be attained. For example, [8] showed that operating the common-base
(C-B) device in a cascode amplifier above soft SOA boundaries results in no noticeable
degradation to the overall amplifier performance. Knowing the hard SOA boundaries
in scenarios such as [8] will greatly aid circuit optimal design.
This thesis investigates the maximum usable range due to collector-base-emitter
(C-B-E) and collector-emitter (CE) junction breakdown in scaled SiGe HBT tech-
nologies. A new failure metric, JEcrit, is proposed, which is defined as the maximum
allowable emitter current density (JE) at a given collector-base voltage (VCB) before a
SiGe HBT undergoes hard failure. Unlike JEM (the electromigration limit) or snap-
back points extracted from flyback methods, JEcrit is obtained when the device is
pushed to high current densities and the point of failure is reached. The boundaries
defined using flyback methods estimate the current limits at high VCB (i.e., when
impact ionization is present) and low to medium current densities without damaging
the device [4]. JEM , on the other hand, is known to be a generous limit that only



























Figure 3.1: Comparison between soft failure (performance degradation) and hard fail-
ure for a SiGe HBT with emitter area AE = 0.1× 4.0 µm2. JC and JB degradation is
shown from Gummel characteristics at VCB = 0 V for different JE,Stress until reaching
hard failure due to junction breakdown at high current densities.
3.1 Physics of Hard Failure
In recent literature, most of the focus has been devoted to soft failure studies that
target the change of performance in SiGe HBTs due to hot-carrier damage [16, 21,
22, 24, 25]. It is important to make a clear distinction between soft failure and hard
failure given the nature of this thesis. Fig. 3.1 illustrates the difference between the
two damage mechanisms.
Up to high emitter stress current densities (0mA/µm2 ≤ JE,Stress ≤ 140mA/µm2),
there is a shift in base current density (JB) due to soft breakdown. However, past
a certain high JE limit (JE > 200 mA/µm
2), the bias condition of the device ap-
proaches the hard failure limit (JEcrit), creating a major shift in the base current
density (JB).
Beyond this point, the device no longer operates as a transistor. Once the hard
19
failure limit is reached, the SiGe HBT undergoes irreversible junction breakdown
damage. Nonetheless, knowing precisely the location of the hard SOA boundaries
does not provide enough information to ensure complete knowledge of the physics
that leads to hard failure.
To have a full understanding of what is happening at the device level, it is neces-
sary to consider the damage mechanisms that come into play as a SiGe HBT reaches
its maximum range of operation. Most importantly, the significance of self-heating,
impact ionization, and avalanche multiplication induced current-crowding instabilities
(“pinch-in” effects) drive the physics of failure within the device.
The C-B forced-IE bias configuration, which serves as the setup used for the
measurements done in this work, functions in such a way that the base current (IB) is
not fixed by an external high-resistive DC source, unlike for the common-emitter bias
configuration. This implies that any excess hole current from impact ionization can
freely exit the base terminal [29]. Once the collector-emitter voltage (VCE) surpasses
BVCEO, it causes IB to reverse polarity due to avalanche-generated holes.
Ultimately, two competing mechanisms are happening simultaneously within the
device when IB reverses sign. Any voltage drop across the distributed base resistance
increases the potential of the emitter-base (E-B) junction at the center of the device
forming a positive feedback mechanism. Likewise, the voltage drop across the par-
asitic emitter resistance due to IE creates negative feedback, reducing the potential
of the E-B junction at the center of the device. The overall effect of the competing
mechanisms leads to a nonuniform current distribution that collapses towards the
center of the device. This effect has been described in the literature as “pinch-in.”
Its consequences include electric field collapse and C-E junction breakdown damage
if the VCB voltage is high enough, as observed in this thesis [29, 30].
The IB that sets the limit of operation of the device due to “pinch in,” known as












where VT is the thermal voltage, rbi is the small-signal internal base resistance, re
small-signal emitter resistance, RBX is the extrinsic base resistance, lE is the emitter
length and wE is the emitter width. Note that the magnitude of I
∗
B has a positive
temperature dependence, mainly due to the VT and rbi terms.
Although “pinch-in” effects are strongly enhanced by impact ionization at high
VCB, high values of JE at low VCB, in combination with self- heating effects, can
cause breakdown due to thermal runaway, in which the device stops functioning per-
manently as a result of high junction temperatures (Tj) and large JE quantities.
An analogous way of describing this effect is by treating all the device terminals as
shorts. This failure mechanism will be further explained qualitatively when analyzing
the measured data.
3.2 Measurement Methods
To predict and measure the hard SOA boundaries in the forced-IE bias configuration
given by JEcrit, on-wafer measurements were performed for the GlobalFoundries 90
nm SiGe HBT platform (9HP) high-performance device variant (BVCEO/BVCBO =
1.7/5.2 V, JC = 20 mA/µm
2 @ peak fT = 300 GHz), using various emitter lengths
and layout configurations (C-B-E-B-C and C-B-E) [31].
In a C-B bias configuration, VCB was fixed and JE,Stress was applied for one second
and swept at intervals of 1 mA/µm2. The bias points for all three terminals were
recorded accordingly at each JE,Stress interval, in order to monitor for device failure.
The stress was interrupted periodically every 10 mA/µm2 to measure the degraded
Gummel characteristics and track the soft breakdown of the device. Sufficient data




• GF 9HP SiGe HBT Platform
– BVCEO/BVCBO = 1.7/5.2 V
– fT = 314 GHz
– JC = 20 mA/µm2 @ peak-fT
• Measurement Procedure
– fixed VCB
– JE,Stress steps = 1 mA/µm2
– JE,Stress held for 1 second
Figure 3.2: Measurement set-up for hard failure measurements using the C-B bias
configuration.
mel characteristics strongly deviated from normal operation after reaching the JEcrit
boundary). A visual representation of the set-up can be seen in Fig. 3.2.
3.3 Analysis of Measurement Results
To confirm the theory discussed in the previous sections, both failure mechanisms (C-
E/C-B-E junction breakdown) are shown in Fig. 3.3 based on measurements at low
and high VCB values of 0 V and 4 V, respectively. As expected, the enhancement of
“pinch-in” effects due to high VCB is responsible for producing breakdown at the C-E
junction. The C-E junction is shorted and measured values of JC and JE are nearly
identical, whereas the base terminal presents a high impedance current path, if this
condition is met. A similar approach was performed to verify the failure mechanism
at low VCB values. The measured JEcrit for hard failure from thermal runaway was
responsible for causing severe self-heating effects. The Gummel characteristics show











































































Figure 3.3: Gummel characteristics for failure mechanisms due to C-E junction break-
down (high VCB) and C-B-E junction br akdown (low VCB) plotted vs. a fresh device.
terminals shorted).
3.3.1 Geometry Dependence
Emitter lengths of 2.0 µm, 3.0 µm, and 4.0 µm were chosen for this study based
on commonly used sizes as given by the PDK (i.e., the “p-cells”). Fig. 3.4 shows
the JEcrit hard SOA boundaries for the HP C-B-E-B-C configuration with the listed
emitter lengths at a fixed wE = 90 nm. Based on these measurements, geometry
clearly plays an important role suggesting that shorter devices have a higher JEcrit
regardless of VCB. An explanation for this is due to the reduced Tj for shorter devices,
hence producing weaker self-heating effects in comparison to the larger devices that
have a higher thermal resistance (Rth) per unit area.
At high VCB (near 4 V), consider the geometry dependence of Rth and the pro-
portionality of the ratio of wE over l
2
E in (1). This suggests that shorter devices will
experience “pinch-in” at a higher current density compared to larger devices. Fig.
3.5 shows the normalized ratio of JEcrit between the largest device (4.0 µm) and the
smaller devices. The inflection points shown near VCB values of 2.0 V − 2.5 V are due
to the onset of “pinch-in” effects starting to dominate over breakdown due to thermal
runaway. The VCB responsible for triggering “pinch-in” is geometry dependent, as
described by (1), resulting in a lower JEcrit ratio as illustrated in Fig. 3.5.
23
0 1 2 3 40 . 0 0
0 . 0 5
0 . 1 0
0 . 1 5
0 . 2 0
0 . 2 5






V C B  ( V )
 4  m m
 3  m m
 2  m m
Figure 3.4: Hard SOA boundaries for HP C-B-E devices with different lE and fixed
wE of 90 nm (single measurement on chosen devices).
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Figure 3.6: Rth values for C-B-E-B-C and C-B-E device configurations for different
emitter lengths.
3.3.2 Layout Configuration Dependence
Circuit designers enjoy access to multiple geometrical parameters (e.g., emitter length
variations) in addition to different layout configurations. There are well-known trade-
offs in performance when going from one layout configuration to another. Further-
more, the Rth and JEcrit values also differ to some extent. In [32], the values of Rth
for the C-B-E configuration are slightly higher than those of the C-B-E-B-C config-
uration because of smaller device area inside the deep trench footprint, leading to a
higher Tj.
To showcase the difference between the Rth in the C-B-E-B-C and C-B-E con-
figurations across geometry, measurements were performed for each emitter length
available in the PDK using the extraction method from [33]. The measured data is
shown in Fig. 3.6, which agrees with the results in [32] and justifies the geometry
and layout configuration Rth dependence.
In this work, the C-B-E-B-C configuration shows a higher JEcrit in comparison to
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Figure 3.7: Hard SOA boundaries for HP C-B-E devices with different lE and fixed
wE of 90 nm (single measurement on chosen devices).
the C-B-E configuration at moderately low VCB, which can be seen from the hard
SOA boundaries for different geometries in Fig. 3.7 and the normalized ratio of JE for
a fixed VCB between the C-B-E-B-C and C-B-E devices in Fig. 3.8. The difference in
JEcrit can be attributed to the additional base and collector terminals in the C-B-E-
B-C configuration. At high JC , the amount of IB that is supplied grows non-linearly
(i.e., the current gain severely drops). For a C-B-E device, JB is approximately twice
as much as the JB through a C-B-E-B-C device for the same JC , posing several
reliability constraints: (1) A large JB allows for additional Auger carrier damage for
the same JC within a C-B-E device, (2) If JB continues to increase without bounds,
the device will experience a catastrophic open base failure at a smaller JC in a C-B-E
device.
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Figure 3.8: Ratio of JEcrit between C-B-E-B-C and C-B-E devices at a fixed emitter
length.
3.3.3 Temperature Dependence
Temperature plays a significant role given that any variation affects the value of
JEcrit. A similar approach was done to measure the hard SOA boundaries for an
HP C-B-E-B-C device with emitter length of 10.0 µm at three temperatures (300K,
323K, and 348K) as shown in Fig. 3.9. Based on the assumptions made to describe
the temperature dependence in (1), it is expected for JEcrit to increase at medium
VCB as VT is increased. This is observed for the measured hard SOA boundaries
at the onset of “pinch-in” (2.5 V − 3.0 V), which is why the VCB values to trigger
“pinch-in” effects happen to be higher as seen in the downward inflection point at
VCB = 3.0 V in Fig. 3.10. At low VCB bias, JEcrit is shown to decrease because of
enhanced self-heating effects due to the combination of higher ambient temperature
and current density operation. A similar study was performed in [28] to investigate
the temperature dependence of the VCB needed to trigger “pinch-in” effects. This
27
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Figure 3.9: Hard SOA boundaries at 300K, 323K, and 348K for a C-B-E-B-C SiGe
HBT with AE = 0.1× 10.0 µm2 (single measurement on chosen devices).
VCB value was shown to decrease when exposed to lower temperatures due to the
temperature dependence of impact ionization, suggesting additional evidence to what
was observed in this work.
3.4 Summary
The hard SOA boundaries of operation for scaled SiGe HBTs, as given by a newly
defined hard failure metric, JEcrit, were investigated in this thesis. Key physical
parameters such as geometry, layout configuration, and temperature were demon-
strated to impact hard failures. Knowing the mechanisms that lead a SiGe HBT to
its maximum range of operation is the first step to implementing a “red flag” warn-
ing mechanism that can be used to predict hard SOA boundaries in addition to their
respective failure mechanisms. Ultimately, combining both modeling aspects for the
prediction of hard and soft SOA boundaries will provide circuit designers with the
necessary tools to accurately predict the aging and maximum limits of operation for
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SOFT FAILURE MECHANISMS IN HIGH-BREAKDOWN SIGE
HBTS
Achieving high-frequency performance while maintaining useful operating voltages
has been a major challenge in SiGe HBTs due to the unavoidable trade-off in transistor-
level maximum small-signal frequency response and breakdown voltage (i.e., the John-
son limit [6]). In order to provide a competitive solution to meet the stringent perfor-
mance requirements of RF and mm-Wave applications, it is necessary to find clever
ways to overcome this trade-off and ultimately enhance the RF power handling capa-
bilities of a SiGe HBT. Therefore, having access to distinct variants of a device with
different breakdown voltages (e.g., BVCEO and BVCBO) and peak-transit frequencies
(fT ) is desirable in many ways because it provides circuit designers with the flexibility
to optimize their design based on any particular application. In fact, this has been
the path that many commercial SiGe BiCMOS platforms have followed in order to
cover all possible circuit applications ranging from analog to high-speed digital to RF
and mm-Wave [34].
For applications that involve the use of RF integrated circuits (RFICs), there
are numerous trade-offs that need to be taken into account. Such trade-offs are
summarized in the RF design hexagon of Fig 4.1. For example, obtaining a higher
gain usually requires using a larger voltage supply. To accomplish this task, the device
in play should meet a specific breakdown voltage requirement based on the value of
the supply voltage.
Just like how CMOS technologies offer field-effect transistors (FETs) with various
threshold voltages and different gate oxide thicknesses to trade-off speed with DC
power consumption, the use of high-breakdown (HB) SiGe HBTs is particularly useful
30
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Trade-offs in RF Circuit Design
2
• Fundamental Trade-off in fT and BVCEO: “Johnson Limit”
‒ higher doping levels and smaller dimensions 
‒ transit times decrease → fT/fmax increases
‒ electric fields increase → BVCEO decreases
• RF Design Hexagon: IC Design Trade-off Space is Complex!
‒ one SiGe HBT variant cannot cover all possible design applications 
‒ Solution: have different variants with multiple breakdown voltages
RF Design 
Hexagon
Figure 4.1: RF Design Hexagon (after [35]).
when designing RFICs. Several works in the literature have shown the advantages of
using a hybrid approach of both high-performance (HP) and high-breakdown SiGe
HBTs to optimize for power, bandwidth, gain, linearity, and output drive voltage in
various RF circuit blocks. Two examples are showcased in Fig. 4.2(a) and 4.2(b),
which correspond to a high-linearity, X-band low-noise amplifier (LNA) and a high-
gain, two-Stage, X-band SiGe power amplifier (PA), respectively [36, 37].
Based on these examples, it is clear that there is a performance advantage when
using HB SiGe HBTs. However, the reliability of HB devices is still an unexplored
topic that should be taken into consideration. Doing so will allow for more robust
designs and ultimately improved performance that cannot be attained by just consid-
ering foundry-defined safe-operating areas alone. In the majority of the cases, these
SOA rules can be safely violated because there are several physical aspects (e.g., ge-
ometry, biasing configuration, and layout configuration) that are ignored to simplify
the complexity of the situation. Furthermore, this traditional approach is not practi-
cal as it sacrifices the overall performance of a circuit or a system by not fully utilizing
the maximum achievable performance of a device [25].
This thesis aims to show a comprehensive study of the various reliability mecha-
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A High-Gain, Two-Stage, X-Band SiGe PA
(b)
Figure 4.2: (a) A high-linearity, X-band low-noise amplifier (after [37]. (b) A high-
gain, two-Stage, X-band SiGe power amplifier (after [36])
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Measuring Hard Failures in SiGe HBTs
• DC Characterization of Hard Failures
‒ fixed VCB and JE sweep (high-current regime)
‒ fixed JE and VCB sweep (high-voltage regime)
HP CBEBC






• GF 9HP SiGe HBT Platform
– BVCEO/BVCBO = 1.68/5.0 V
– fT/fmax = 310/360 GHz
– JC = 20 mA/µm2 @ peak-fT
• Measurement Procedure
– fixed JE or VCB
– JE step = 200 μA/µm2
– VCB step = 4 mV
– sweep until failure
Figure 4.3: Set-up for reliability stress measurements.
nisms in HB SiGe HBTs by comparing it to its HP counterpart. From this comparison,
several conclusions can be made with regard to the maximum usable range of these
devices as well as any trade-offs in performance and reliability when using either HB
or HP variants for circuit design applications that benefit greatly from using a hybrid
combination of both variants.
4.1 Testing Set-up
The devices used for this study were high-performance and medium-breakdown SiGe
HBTs from GLOBALFOUNDRIES 90 nm 9HP SiGe BiCMOS platform. The npn
HP SiGe HBT features a unity current and power gain frequencies fT/fmax of 300/360
GHz, JC at peak fT of about 20 mA/µm
2, open-base breakdown voltage BVCEO of
1.7 V, and open-emitter breakdown voltage BVCBO of 5.2 V. Likewise, the MB npn
SiGe HBT offers an fT/fmax = 135/350 GHz, JC at peak fT ≈ 5 mA/µm2, BVCEO
= 2.4 V, and BVCBO = 7.9 V [31]. Reliability stress measurements were conducted
using devices with a single drawn emitter size of 0.1 x 3.0 µm2 and 0.1 x 4.0 µm2
unless indicated otherwise. To monitor for soft failure degradation, measurements
were performed on-wafer at room temperature (T = 27oC) by applying a constant
emitter current density (JE) and a constant collector-base voltage (VCB) for a stress
time tstress = 10,000 sec. The degradation was monitored by interrupting the stress
periodically and measuring the Gummel characteristics.
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Table 4.1: Key AC and DC figures-of-merit for high-performance and medium-












4.2 The Medium-Breakdown SiGe HBT
At its core, the MB device used in this thesis is a modification of the HP device
integrated on the same wafer with one-mask deviation. From a processing standpoint,
it means that all structural aspects are kept the same with the exception of the
collector profile. Doing so reduces cost and process complexity, which is desired in
any SiGe BiCMOS platform [34].
In terms of performance, the MB device achieves breakdown voltages (BVCEO
and BVCBO) slightly higher than the HP variant at the expense of fT performance.
However, the fmax of both variants are comparable, differing by approximately 10
GHz. Table 4.1 summarizes the key AC and DC figures-of-merit for both the HP and
MB variants.
To understand any subtle processing differences among the HP and MB devices,
a schematic representation of the cross-section for each device is shown in Fig. 4.4(a)
and 4.4(b) for the HP and MB variants, respectively (after [34]). The main attribute
of the HP device is the use of the selectively implanted collector (SIC), which is
used to improve the high collector current density (JC) performance and tune the
breakdown voltage [38].
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Figure 4.4: Schematic representation of the cross-section for the SiGe HBTs used in

























Figure 4.5: Qualitative schematic of the doping profile for a high-performance and
medium-breakdown SiGe HBT showcasing the use of a layered SIC.
Although there are several ways to modify the HP device for improved breakdown
such as removing the SIC along with increasing the distance from the base of the
HBT to the subcollector, a different approach was taken in order to maximize the
fT×BVCEO product of the MB HBT. This approach involves using a “layered SIC” to
push the onset of the Kirk effect while at the same time achieving a high breakdown
voltage. In practice, the layered SIC can be constructed by adding a shallow n-type
SIC implant in addition to introducing small amounts of p-type doping below this
implant as seen in Fig. 4.4(b).
Fundamentally, the internal physics of the layered SIC can be understood by
considering the effect of each region separately. The shallow n-type SIC implant is
responsible for increasing the electric field near the base region, which in turn pushes
the onset of the Kirk effect and increases peak-fT . Likewise, the addition of the p-
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type doping essentially redistributes the electric field from the base to the subcollector.
Doing so reduces greatly the impact ionization rate resulting in a greater breakdown
voltage. Overall, the effect of the layered SIC on the doping level for each region
in the SiGe HBT is shown in Fig. 4.5. For comparison, the doping level of the HP
device is also shown in order to highlight the key differences in the collector region
(where the layered SIC is located).
It is also important to point out that the concept of the layered SIC follows the
same idea of the superjunction, which aims to improve breakdown behavior without
having an impact on device speed [39]. More details on the processing of the MB
device can be found in [34].
4.3 Mixed-Mode Stress Degradation in Medium-Breakdown SiGe HBTs
The improved breakdown voltage in MB SiGe HBTs implies that for equal voltage
conditions, the MB devices will be less susceptible to mixed-mode stress degradation
in comparison to the HP device variant. This is due to the fact that the peak electric
field in the MB device is not high enough to produce enough hot-carriers and induce
damage to the oxide interfaces of the device.
To confirm experimentally this statement, several stress measurements were per-
formed on HP and MB devices for identical stress conditions. The collector-base
voltage VCB was set to 2.5 V and the emitter current density JE,Stress was set to 0.1
mA/µm2, 1 mA/µm2, and 10 mA/µm2. The change in base current (ratio of IB
post-stress and IB pre-stress) was extracted at a collector-current density (JC,extract)
of 1 µA/µm2 from the Gummel characteristics and then plotted as a function of stress
time in Fig. 4.6. The measured data confirms the statement provided above since the
HP device experiences a significant change in IB, whereas the MB device sees little
to no degradation.
In order to observe changes in IB in the MB device, more stress measurements
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were performed at a fixed JE,Stress of 0.5 mA/µm
2 for different values of VCB that
are beyond the BVCEO of the device (4 V, 5 V, and 6 V). The measured data is
plotted in Fig. 4.7. As expected, increasing VCB produces a higher field in the CB
junction, which leads to increased mixed-mode stress degradation. However, past a
certain current and voltage condition, the device is likely to experience hard failure
as it approaches BVCBO. This is the case for the condition when VCB is set to 6 V
and the device is stressed for more than 1,000 seconds.
Based on these results, it can be concluded that the breakdown voltage of the
device is a key parameter in determining how severe the effect of mixed-mode stress
degradation can be. If the voltage across the device exceeds BVCEO, the device
will experience significant damage due to mixed-mode stress degradation because the
electric field is high enough to produce hot-carrier damage at the oxide interfaces (EB
spacer and shallow-trench isolation).
4.4 High-Current Stress Degradation in Medium-Breakdown SiGe HBTs
Another consequence of using a layered SIC to engineer the collector profile of a SiGe
HBT is changing the onset of the Kirk effect to a much lower JC . This value is often
referred to JC,Kirk and it has been shown to be dependent on the collector doping








where vs is the electron saturation velocity, Wepi is the collector epi-layer thickness,
φbi is the CB built-in potential, and Ndc is the collector doping [2].
Intuitively, this equation is relevant because it implies that in order to provide
additional immunity to Kirk effect, it is necessary to increase the collector doping.
This also explains why it is necessary to bias the HP device at higher current densities
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JE, MB = 10 mA/μm2
JE, MB = 1 mA/μm2
JE, MB = 0.1 mA/μm2
JE, HP = 10 mA/μm2
JE, HP = 1 mA/μm2
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Figure 4.6: Measured forward mode mixed-mode stress degradation in HP and MB
SiGe HBTs with Area = 0.1 × 4.0 µm2 following electrical stress with VCB = 2.5 V
and JE,Stress = 0.1 mA/µm
2, 1 mA/µm2, and 10 mA/µm2. Extracted from Gummel




AE = 0.1 x 4.0 μm2
JC, Extract = 1 μA/μm2
JE, Stress = 0.5 mA/μm2
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Figure 4.7: Measured forward mode mixed-mode stress degradation in MB SiGe HBTs
with Area = 0.1 × 4.0 µm2 following electrical stress with JE,Stress = 0.1 mA/µm2
and VCB = 4 V, 5 V, and 6V. Extracted from Gummel characteristics at JC = 1
µA/µm2.
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to extract maximum device performance. As a reminder, JC at peak-fT for the
HP device happens at approximately 20 mA/µm2 and at 5 mA/µm2 for the MB
device. This value will also dictate the current density at which high-current stress
degradation will become pronounced. As a rule of thumb, devices with lower JC at
peak-fT will be more vulnerable to high-current stress degradation at reduced current
densities [17].
Just like the previous section, an experimental comparison of high-current stress
degradation was done for both HP and MB devices for identical stress conditions. A
similar approach was taken to measure changes in base current over time. To isolate
the effects of high-current damage, the stress voltages were kept minimal ( VCE ¡
BVCEO) and the devices were biased beyond the JC at peak-fT point. The change in
base current was extracted from the Gummel characteristics at JC,extract of 1 µA/µm
2
and plotted for three different stress conditions in Fig. 4.8. From the measured data,
it can be inferred that past the JC at peak-fT , hot-carrier damage due to Auger
generation/recombination starts to become an issue. Since the MB device has a
lower JC at peak-fT , Kirk effect will happen at lower current densities in comparison
to the HP device and the effective Auger rate for identical stress conditions will be
much higher. As a result, the MB device will see more high-current damage, which
can be seen from the measurement results in Fig. 4.8.
Even though the MB device is more vulnerable to high-current damage due to hav-
ing a much lower JC at peak-fT , there are several performance benefits that should be
taken into account when designing integrated circuits. These benefits include having
reduced power consumption, shot noise, and thermal dissipation from operating at
lower current densities. Additionally, a larger bandwidth matching will be obtained
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Figure 4.8: Measured forward mode high-current stress degradation in HP and MB
SiGe HBTs with Area = 0.1 × 4.0 µm2 following electrical stress with VCB = 0 V
and JE,Stress = 20 mA/µm
2, 30 mA/µm2, and 40 mA/µm2. Extracted from Gummel




An overview of the soft failure mechanisms of MB SiGe HBTs was presented to show
potential reliability issues under mixed-mode and high-current stress conditions. The
MB device was explored in detail from a processing perspective in order to understand
any subtle differences between the HP and MB devices, which ultimately dictate the
underlying physics of failure of the device. Under MM stress degradation, the MB
SiGe HBT was shown to be more robust for identical bias conditions when compared
to the HP SiGe HBT. This is due to the fact that the breakdown voltages for the
MB device are much higher and the electric field is not strong enough to produce
hot-carrier damage at the oxide interfaces. A similar comparison was done for HC
stress degradation and it was shown that HP devices have an advantage over MB
devices when operating at identical current densities. This is attributed to the onset
of the Kirk effect, which happens at reduced current densities for the MB device. As
a result, the Auger recombination rate for identical bias conditions is much higher for
the MB devices. Ultimately, this will translate to higher degradation in comparison
to the HP device [25].
There are many performance and reliability trade-offs that should be taken into
account when using either HP or MB device variants. The circuit application will
dictate whether or not there is an advantage of using a hybrid of these two devices.
In order to provide a greater understanding of the physics of failure for either variant,
TCAD simulations are needed. A further study related to this topic is currently under
investigation and will be explored as an extension to this work. In the end, having
such knowledge is desired in order to build a comprehensive predictive aging model





The results presented in Chapter 3 on hard failure mechanisms in a fourth-generation
SiGe BiCMOS technology show the underlying physics when a SiGe HBT is oper-
ated outside of traditionally defined SOAs. A new failure metric was proposed to
quantify the maximum usable range of a SiGe HBT before undergoing hard failure.
Through extensive measurement results, two modes of hard failure were shown. In
addition, hard failures were explored as a function of geometry, layout configuration,
and temperature. Knowing the exact location of these hard failure limits is desirable
in order to develop a physics-based model to predict the maximum usable range in
SiGe HBTs within a circuit design environment. The results in this chapter have been
published and presented at the 2017 IEEE Bipolar/BiCMOS Circuits and Technology
Meeting. An extension of this work is currently in preparation and will be submitted
for publication in IEEE Transaction on Electron Devices.
Chapter 4 introduced the use of high-breakdown SiGe HBTs for applications in RF
integrated circuits. An MB variant in a fourth-generation SiGe BiCMOS platform was
chosen for this study to provide an overview of the soft failure mechanisms between
the MB variant and its HP counterpart. To understand the physics of failure in
the MB device, important details from a processing standpoint were briefly discussed
that affect the device performance. Lastly, reliability and performance trade-offs were
discussed from a circuit designers perspective to identify possible advantages of using
a hybrid of both HP and MB SiGe HBTs. The analysis presented in Chapter 4 will be
submitted for publication to the 2019 IEEE BiCMOS and Compound Semiconductor
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Integrated Circuits and Technology Symposium.
5.2 Future Work
5.2.1 Modeling Hard Failures in SiGe HBTs
In order to provide additional understanding to the hard SOA boundaries, it is neces-
sary to measure hard failures by fixing JE and sweeping VCB until the device reaches
the hard failure point and is no longer usable. The measurement method used in
Chapter 3 is more relevant to understand the current handling capability of a SiGe
HBT. However, the voltage handling capability at different current densities is of
particular interest for many circuit applications. TCAD simulations can also be used
to comprehend the device behavior before it reaches the hard failure point.
Once all of the failure mechanisms are understood and the exact location of hard
failures are found, a physics-based model can be implemented within a circuit design
environment which will serve as a red flag warning mechanism to identify the maxi-
mum usable range of a SiGe HBT. In addition, a similar study on hard failures can
be done in high-breakdown devices to have a better understanding of the current and
voltage handling capabilities of either device variants.
5.2.2 TCAD Modeling of Soft Failure Mechanisms in Medium-Breakdown SiGe
HBTs
A well-calibrated 2-D device profile of the MB SiGe HBT in the Synopsys Sentaurus
TCAD suite is needed to investigate the underlying physics when operating a SiGe
HBT under high-current and mixed-mode stress conditions. There are several pa-
rameters that can be extracted from simulation results such as the peak-electric field,
effective Auger rate, and lattice temperature. Such parameters can be compared side
by side for both the HP and MB devices in order to understand in greater detail the
differences in damage shown in the measured soft failure data.
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Just like the framework provided in [25], a similar approach can be taken to model
the aging of MB SiGe HBTs. This will be beneficial for circuit designers since they will
be able to predict with accuracy the end-of-life characteristics of RF and mm-Wave
circuits that make use of MB devices.
46
REFERENCES
[1] R. Perez Martinez, U. S. Raghunathan, B. R. Wier, A. P. Omprakash, M. A.
Oakley, Z. E. Fleetwood, and J. D. Cressler, “Predicting Hard Failures and Max-
imum Usable Range of SiGe HBTs,” in 2017 IEEE Bipolar/BiCMOS Circuits
and Technology Meeting (BCTM), 2017, pp. 122–125.
[2] J. D. Cressler and G. Niu, Silicon-Germanium Heterojunction Bipolar Transis-
tors. Boston, MA: Artech House, 2003.
[3] B. Heinemann, H. Rcker, R. Barth, F. Brwolf, J. Drews, G. G. Fischer, A. Fox,
O. Fursenko, T. Grabolla, F. Herzel, J. Katzer, J. Korn, A. Krger, P. Kulse,
T. Lenke, M. Lisker, S. Marschmeyer, A. Scheit, D. Schmidt, J. Schmidt, M. A.
Schubert, A. Trusch, C. Wipf, and D. Wolansky, “SiGe HBT with fT/fmax
of 505 GHz/720 GHz,” in 2016 IEEE International Electron Devices Meeting
(IEDM), 2016, pp. 3.1.1–3.1.4.
[4] P. Chevalier, M. Schrter, C. R. Bolognesi, V. d’Alessandro, M. Alexandrova,
J. Bck, R. Flckiger, S. Fregonese, B. Heinemann, C. Jungemann, R. Lvblom,
C. Maneux, O. Ostinelli, A. Pawlak, N. Rinaldi, H. Rcker, G. Wedel, and T.
Zimmer, “Si/SiGe:C and InP/GaAsSb Heterojunction Bipolar Transistors for
THz Applications,” Proceedings of the IEEE, vol. 105, no. 6, pp. 1035–1050,
2017.
[5] P. Hillger, J. Grzyb, R. Jain, and U. R. Pfeiffer, “Terahertz Imaging and Sens-
ing Applications With Silicon-Based Technologies,” IEEE Transactions on Ter-
ahertz Science and Technology, vol. 9, no. 1, pp. 1–19, 2019.
[6] E. Johnson, “Physical limitations on frequency and power parameters of tran-
sistors,” in 1958 IRE International Convention Record, vol. 13, 1965, pp. 27–
34.
[7] J. Kraft, B. Loffler, N. Ribic, and E. Wachmann, “BVCER - Increased Oper-
ating Voltage for SiGe HBTs,” in 2006 IEEE International Reliability Physics
Symposium Proceedings, 2006, pp. 507–511.
[8] M. A. Oakley, U. S. Raghunathan, B. R. Wier, P. S. Chakraborty, and J. D.
Cressler, “Large-Signal Reliability Analysis of SiGe HBT Cascode Driver Am-
plifiers,” IEEE Transactions on Electron Devices,
47
[9] M. Frounchi, S. G. Rao, and J. D. Cressler, “A Ka -Band SiGe Bootstrapped
Gilbert Frequency Doubler With 26.2 Percent PAE,” IEEE Microwave and
Wireless Components Letters, vol. 28, no. 12, pp. 1122–1124, 2018.
[10] K. Datta and H. Hashemi, “High-Breakdown, High-fmax Multiport Stacked-
Transistor Topologies for the W-Band Power Amplifiers,” IEEE Journal of
Solid-State Circuits, vol. 52, no. 5, pp. 1305–1319, 2017.
[11] I. Ju and J. D. Cressler, “An X-band inverse class-F SiGe HBT cascode power
amplifier With harmonic-tuned output transformer,” in 2017 IEEE Radio Fre-
quency Integrated Circuits Symposium (RFIC), 2017, pp. 390–393.
[12] ——, “A Highly Efficient X-Band Inverse Class-F SiGe HBT Cascode Power
Amplifier With Harmonic-Tuned Wilkinson Power Combiner,” IEEE Transac-
tions on Circuits and Systems II: Express Briefs, vol. 65, no. 11, pp. 1609–1613,
2018.
[13] J. D. Cressler, C. Coen, S. Zeinolabedinzadeh, P. Song, R. Schmid, M. Oakley,
and P. Chakraborty, “SiGe Technology as a Millimeter-Wave Platform: Scaling
Issues, Reliability Physics, Circuit Performance, and New Opportunities,” in
2016 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS),
2016, pp. 1–13.
[14] J. D. Cressler, “Emerging SiGe HBT reliability issues for mixed-signal circuit
applications,” IEEE Transactions on Device and Materials Reliability, vol. 4,
no. 2, pp. 222–236, 2004.
[15] G. Zhang, J. D. Cressler, G. Niu, and A. J. Joseph, “A new ”mixed-mode”
reliability degradation mechanism in advanced Si and SiGe bipolar transistors,”
IEEE Transactions on Electron Devices, vol. 49, no. 12, pp. 2151–2156, 2002.
[16] U. S. Raghunathan, B. Wier, R. P. Martinez, Z. E. Fleetwood, A. Omprakash,
S. Zeinolabedinzadeh, and J. D. Cressler, “Modeling of high-current damage in
SiGe HBTs under pulsed stress,” in 2016 IEEE Bipolar/BiCMOS Circuits and
Technology Meeting (BCTM), 2016, pp. 17–20.
[17] B. R. Wier, U. S. Raghunathan, P. S. Chakraborty, H. Yasuda, P. Menz, and
J. D. Cressler, “A Comparison of Field and Current-Driven Hot-Carrier Reli-
ability in NPN SiGe HBTs,” IEEE Transactions on Electron Devices, vol. 62,
no. 7, pp. 2244–2250, 2015.
[18] H. Hashemi, and S. Raman, mm-Wave Silicon Power Amplifiers and Trans-
mitters, ser. The Cambridge RF and Microwave Engineering Series. Cambridge
University Press, 2016.
48
[19] K. A. Moen, P. S. Chakraborty, U. S. Raghunathan, J. D. Cressler, and H. Ya-
suda, “Predictive Physics-Based TCAD Modeling of the Mixed-Mode Degra-
dation Mechanism in SiGe HBTs,” IEEE Transactions on Electron Devices,
vol. 59, no. 11, pp. 2895–2901, 2012.
[20] D. J. DiMaria and J. W. Stasiak, “Trap creation in silicon dioxide produced by
hot electrons,” Journal of Applied Physics, vol. 65, no. 6, pp. 2342–2356, 1989.
eprint: https://doi.org/10.1063/1.342824.
[21] U. S. Raghunathan, P. S. Chakraborty, T. G. Bantu, B. R. Wier, H. Yasuda,
P. Menz, and J. D. Cressler, “Bias- and Temperature-Dependent Accumulated
Stress Modeling of Mixed-Mode Damage in SiGe HBTs,” IEEE Transactions
on Electron Devices, vol. 62, no. 7, pp. 2084–2091, 2015.
[22] B. R. Wier, K. Green, J. Kim, D. T. Zweidinger, and J. D. Cressler, “A Physics-
Based Circuit Aging Model for Mixed-Mode Degradation in SiGe HBTs,” IEEE
Transactions on Electron Devices, vol. 63, no. 8, pp. 2987–2993, 2016.
[23] G. G. Fischer, “Analysis and modeling of the long-term ageing rate of SiGe
HBTs under mixed-mode stress,” in 2016 IEEE Bipolar/BiCMOS Circuits and
Technology Meeting (BCTM), 2016, pp. 106–109.
[24] C. Mukherjee, T. Jacquet, G. G. Fischer, T. Zimmer, and C. Maneux, “Hot-
Carrier Degradation in SiGe HBTs: A Physical and Versatile Aging Compact
Model,” IEEE Transactions on Electron Devices, vol. 64, no. 12, pp. 4861–4867,
2017.
[25] B. R. Wier, R. P. Martinez, U. S. Raghunathan, H. Ying, S. Zeinolabedin-
zadeh, and J. D. Cressler, “Revisiting safe operating area: Sige hbt aging mod-
els for reliability-aware circuit design,” in 2018 IEEE BiCMOS and Compound
Semiconductor Integrated Circuits and Technology Symposium (BCICTS), 2018,
pp. 215–218.
[26] U. S. Raghunathan, R. P. Martinez, B. R. Wier, A. P. Omprakash, H. Ying,
T. G. Bantu, H. Yasuda, P. Menz, and J. D. Cressler, “Hot-Carrier-Damage-
Induced Current Gain Enhancement (CGE) Effects in SiGe HBTs,” IEEE
Transactions on Electron Devices, vol. 65, no. 6, pp. 2430–2438, 2018.
[27] P. H. Yeung and W. C. Ko, “Current gain in polysilicon emitter transistors,”
IEEE Transactions on Electron Devices, vol. 30, no. 6, pp. 593–597, 1983.
[28] L. Luo, G. Niu, D. Thomas, J. Yuan, and J. D. Cressler, “Forced-IE pinch-in
maximum output voltage limit in SiGe HBTs operating at cryogenic tempera-
tures,” in 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting, 2008,
pp. 41–44.
49
[29] C. M. Grens, J. D. Cressler, and A. J. Joseph, “On CommonBase Avalanche
Instabilities in SiGe HBTs,” IEEE Transactions on Electron Devices, vol. 55,
no. 6, pp. 1276–1285, 2008.
[30] C. Grens, “Operating Voltage Constraints and Dynamic Range in Advanced
Silicon-Germanium HBTs for High-Frequency Transceivers,” PhD thesis, Geor-
gia Institute of Technology, Atlanta, GA, 2009.
[31] J. J. Pekarik, J. Adkisson, P. Gray, Q. Liu, R. Camillo-Castillo, M. Khater, V.
Jain, B. Zetterlund, A. DiVergilio, X. Tian, A. Vallett, J. Ellis-Monaghan, B. J.
Gross, P. Cheng, V. Kaushal, Z. He, J. Lukaitis, K. Newton, M. Kerbaugh, N.
Cahoon, L. Vera, Y. Zhao, J. R. Long, A. Valdes-Garcia, S. Reynolds, W. Lee,
B. Sadhu, and D. Harame, “A 90nm SiGe BiCMOS technology for mm-wave
and high-performance analog applications,” in 2014 IEEE Bipolar/BiCMOS
Circuits and Technology Meeting (BCTM), 2014, pp. 92–95.
[32] V. Jain, B. Zetterlund, P. Cheng, R. A. Camillo-Castillo, J. J. Pekarik, J. W.
Adkisson, Q. Liu, P. B. Gray, V. Kaushal, T. Kessler, and D. Harame, “Study
of mutual and self-thermal resistance in 90nm SiGe HBTs,” in 2013 IEEE Bipo-
lar/BiCMOS Circuits and Technology Meeting (BCTM), 2013, pp. 17–20.
[33] T. Vanhoucke, H. M. J. Boots, and W. D. van Noort, “Revised method for
extraction of the thermal resistance applied to bulk and soi sige hbts,” IEEE
Electron Device Letters, vol. 25, no. 3, pp. 150–152, 2004.
[34] J. J. Pekarik, J. W. Adkisson, R. Camillo-Castillo, P. Cheng, A. W. DiVergilio,
P. B. Gray, V. Jain, V. Kaushal, M. H. Khater, Q. Liu, and D. L. Harame, “Co-
integration of high-performance and high-breakdown SiGe HBTs in a BiCMOS
technology,” in 2012 IEEE Bipolar/BiCMOS Circuits and Technology Meeting
(BCTM), 2012, pp. 1–4.
[35] B. Razavi, RF Microelectronics (2Nd Edition) (Prentice Hall Communications
Engineering and Emerging Technologies Series), 2nd. Upper Saddle River, NJ,
USA: Prentice Hall Press, 2011, isbn: 0137134738, 9780137134731.
[36] J. Andrews, J. D. Cressler, and M. Mitchell, “A High-Gain, Two-Stage, X-
Band SiGe Power Amplifier,” in 2007 IEEE/MTT-S International Microwave
Symposium, 2007, pp. 817–820.
[37] T. K. Thrivikraman, C. M. Grens, W. L. Kuo, J. M. Andrews, and J. D. Cressler,
“A high-linearity, x-band, sige low-noise amplifier for improved dynamic range
in next-generation radar and wireless systems,” in 2009 IEEE Topical Meeting
on Silicon Monolithic Integrated Circuits in RF Systems, 2009, pp. 1–4.
50
[38] F. K. Chai, J. Kirchgessner, R. C. D. Hammock, C. Lesher, D. M. H. Rueda,
J. Tang, G. Niu, S. Stewart, J. John, S. Wipf, and B. Brown, “Integration of
selectively implanted collector (SIC) of SiGe:C HBT for optimised performance
and manufacturability,” in 2003 Proceedings of the Bipolar/BiCMOS Circuits
and Technology Meeting (IEEE Cat. No.03CH37440), 2003, pp. 115–118.
[39] J. Yuan and J. D. Cressler, “Design and Optimization of Superjunction Col-
lectors for Use in High-Speed SiGe HBTs,” IEEE Transactions on Electron
Devices, vol. 58, no. 6, pp. 1655–1662, 2011.
[40] U. S. Raghunathan, B. R. Wier, Z. E. Fleetwood, M. A. Oakley, V. Jain, and
J. D. Cressler, “Emitter-Base Profile Optimization of SiGe HBTs for Improved
Thermal Stability and Frequency Response at Low-Bias Currents,” in 2018
IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Tech-
nology Symposium (BCICTS), 2018, pp. 190–193.
51
